IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of: Craig M. Darsow et al. : Date: February 12, 2004

Group Art Unit: Unassigned : IBM Corporation

Examiner: Unassigned : Intellectual Property Law

Serial No.: Unassigned : Dept. 917, Bldg. 006-1

Filed: Herewith : 3605 Highway 52 North

Title: APPARATUS AND METHOD FOR : Rochester, MN 55901-7829

PERFORMING STATIC TIMING ANALYSIS OF AN INTEGRATED CIRCUIT DESIGN USING DUMMY

EDGE MODELING

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

Applicants request that the information listed on the attached Form PTO/SB/08A be considered by the Office during the pendency of the above entitled application, pursuant to 37 C.F.R. §1.97. In accordance with 37 C.F.R. §1.97(h), the filing of this Information Disclosure Statement shall not constitute an admission that any information cited therein is, or is considered to be, material to patentability as defined in 37 C.F.R. §1.56(b). In the interest of full and complete disclosure to the Office, some or all of the art cited herein may not be considered by Applicant(s) or the Undersigned to be material under the new standard of materiality defined in 37 C.F.R. §1.56(b), enacted March 16, 1992, but may be material under the old standard of materiality defined in 37 C.F.R. §1.56(a), last amended on November 28, 1988, or may merely be technical background which may be of interest to the Examiner. In accordance with

Serial No. Unassigned

Docket No. ROC920030338US1

37 C.F.R. §1.97(g), the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made.

This Information Disclosure Statement is being filed under 37 C.F.R. §1.97(b)(1) within three months of the filing date of the present application. Accordingly no filing fee is required.

Date: February 12, 2004

Respectfully submitted,

Ву_*У/*/

James R. Nock, Senior Attorney

Registration No. 42,937

Telephone:

(507) 253-4661

Fax:

(507) 253-2382

| INFORMATION DISCLOSURE | | | First Named Inventor: | Craig M. Darsow | |
|------------------------|--|--------------------------------|--|---|----------------|
| STATEMENT BY APPLICANT | | | Art Unit: | Unassigned | |
| | | | Examiner Name: | Unassigned | |
| Sheet 1 of 1 | | | Attorney Docket Number.: | ROC920030338US1 | |
| | | | | | |
| | OTH | ER PRIOR ART - NON | PATENT LITERATURE D | OCUMENTS | |
| | | Include name of the author (ir | n CAPITAL LETTERS), title of the ar | Unassigned Unassigned er.: ROC920030338US1 RE DOCUMENTS f the article (when appropriate), catalog, etc.), date, page(s), e published. T ² rming Static Timing Analysis of | |
| Examiner | title of the from (book, magazine, journal, sorial, symposium, caulog, coe.), date, page(s), | | | | |
| Initials | No. volume-issue number(s), publisher, city and or country where published. | | | | T ² |
| | | | Apparatus and Method for Performing | | |
| | | an Integrated Circuit Design,' | n," Craig M. Darsow et al., filed February 12, 2004. | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | ļ | | | | |
| | | | | | |
| | | | | | |
| —— | + | | | | |

Application Number.: Filing Date:

Unassigned

Herewith

| Examiner Signature | Date Considered | |
|--------------------|-----------------|--|
| θ | | |

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Applicant's unique citation designation number (optional).

Applicant is to place a check mark here if English language translation is attached.

PTO/SB/08A